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ABSTRACT 
Quantum-effects will play an important role in both future CMOS and ‘beyond 
CMOS’ technologies. By comparing single-electron transistors formed in un-
patterned, uniform-width silicon nanowire devices with core widths from ~5 – 40 nm, 
and gated lengths of 1 µm and ~50 nm, we show conditions under which these effects 
become significant. Coulomb blockade drain-source current-voltage characteristics, 
and single-electron current oscillations with gate voltage have been observed at room 
temperature. Detailed electrical characteristics have been measured from 8 – 300 K. 
We show that while shortening the nanowire gate length to 50 nm reduces the 
likelihood of quantum dots to only a few, it increases their influence on the electrical 
characteristics. This highlights explicitly both the significance of quantum effects for 
understanding the electrical performance of nominally ‘classical’ SiNW devices and 
also their potential for new quantum effect ‘beyond CMOS’ devices. 
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I. INTRODUCTION 
By reducing device dimensions and developing new device structures, CMOS 
technology has delivered dramatic and continuous improvements in the speed, 
complexity and packing density of integrated circuits over a period of 40 years. These 
have required improvements in fabrication processes, lithography and materials. With 
several manufacturers having adopted or preparing for 14 nm node devices and 
minimum feature sizes < 10 nm being planned, increasingly challenging barriers are 
being encountered in both device physics and technology [1]. At the scaling limit for 
planar MOSFET devices, a transition to non-planar Fin-FET [2] devices for the 14 nm 
and 10 nm device nodes is occurring [3, 4].   
While both silicon and non-silicon alternatives are being considered, such as 
III-V and III-V-silicon devices [5], hetero-junction tunnel field effect transistors 
TFETs [6, 7], graphene [8] and MoSi2 [9], there are likely to be significant 
manufacturing problems with the addition of non-silicon technologies. However, in 
addition to the major technological challenges posed by any successor ‘beyond 
CMOS’ technology at these scales (< 10 nm), quantum effects are increasingly likely 
to influence the behaviour of all these devices adversely, even those which are not 
specifically quantum-dot (QD) devices. For example, the operation of a Fin-FET, 
with a fin only ~ 4 nm wide, has been shown to be fundamentally limited by quantum 
confinement [4].  Fortunately silicon itself offers distinct attractions for quantum 
devices [10].  
In addition to these technologies, at dimension < 10 nm single-electron (SE) 
devices [11-13] look increasingly attractive. Unlike ‘classical’ FETs, these devices 
inherently show performance improvements with reduction in size, but may require 
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new approaches both for operation within circuits, and for lithographic and 
fabrication technologies at the sub-5 nm scale [14]. As highly scaled Si nanowire 
(SiNW) can be used as the basis for SE / QD transistors operating at room 
temperature [15-17], it is possible to envisage a direct transition from SiNW FETs to 
SE / QD devices. Si NWs may then inherently provide the basis for a quantum effect 
‘beyond CMOS’ technology [14]. This paper uses Si NWs to study the transition to 
increasingly dominant quantum behaviour.  
 
II. SILICON NANOWIRES 
Silicon NWs defined by lithographic [18, 19], growth [20] or etching 
techniques [21] have been widely investigated over the last decade. In these devices, 
the channel cross-section may be scaled in both dimensions to ~ 10 nm, with gates 
fully surrounding the channel [18]. However, device operation remains essentially 
‘classical’ in nature. Single-electron devices such as single-electron transistors (SETs), 
based on SiNWs, have been defined using various approaches [11-13]. A widely 
investigated approach is to pattern a NW along its length, using either constrictions 
[22-25] or pattern dependent oxidation (PADOX) [15, 26]. The later technology 
utilises areas of increased stress, e.g. at corners where the NW meets source / drain 
regions, to enhance oxidation and create SiO2 tunnel barriers. Both single [17] and 
chains of islands [24], forming a multiple tunnel junction (MTJ), have been used. 
Alternatively, nanocrystalline silicon [27-29] or silicon nanochain material [30, 31] 
have been used to define tunnel barriers and islands ‘naturally’. Relatively recently, 
by reducing the Si island size to < 10 nm, such that the single-electron charging 
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energy Ec >> kBT = 26 meV at 300 K, strong room-temperature single-electron current 
oscillations with very large peak – valley ratios have been reported [17, 24, 29, 32].    
In contrast to SETs using patterned SiNWs, it has long been recognised that 
single-electron effects may be observed at low temperatures even in un-patterned, 
nominally smooth NWs, typically defined in silicon-on-insulator (SOI) material [33]. 
Here, the SiNWs can be very similar to those used for nanoscale FET application. In 
early work on single-electron devices, un-patterned SiNWs were used to fabricate 
single-electron memory [34], and logic devices [35]. Although QDs were not 
explicitly patterned in these devices, it is believed that disorder in the doping 
concentration, surface roughness or quantum confinement in narrow sections of the 
NW could pinch-off sections of the NW. [33, 36, 37]. This leads to the formation of a 
MTJ and associated SE effects. 
This paper reports on investigations into the formation of QDs along 
nominally un-patterned uniform SiNWs, having a core diameter of ~ 5 – 40 nm, as the 
NW length is reduced from 1 µm to ~ 50 nm. The devices are investigated over a 
wide temperature range, from 8 – 300 K. This configuration allows us to establish if 
single electron and quantum confinement effects remain significant even if the 
nanowire length is reduced, nominally reducing the likelihood of QD formation. The 
NWs are investigated in a SET configuration, with side-gates covering a NW length 
of either 1 µm or only ~ 50 nm. The devices are defined in heavily-doped n-type 
silicon-on-insulator (SOI) material.  
Even without patterning the NW into a chain of islands, we find that in long, 
uniform NWs, SE effects persist at 280 K and strong SE effects occur up to ~ 220 K. 
The single-electron effects are associated with the natural formation of  ~ 20 QD MTJ 
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in the NW. Arrhenius plots have been used to extract a large activation energy Ea ≈ 
0.276 eV for thermally activated current. This energy is associated with the highest 
single-electron charging energy 
2
2C T
eE
C
= = 0.2 eV for a QD having a capacitance CT 
along the NW, extracted from the charge stability diagram. In a short ~50 nm NW 
SET with a Si core of only ~ 5 nm, Coulomb blockade and a single-electron current 
oscillation is observed at 300 K. Here, the charging energy EC ~ 0.5 eV >> kBT = 
26 meV at 300 K. In a further device with point-gates, ~ 50 nm in width and on either 
side of a ~ 200 nm NW, the number of QDs reduces to only three independent, 
uncoupled QDs and quantum confinement effects become observable. Based on these 
values, single-electron Monte Carlo simulations have been used to model the 
electrical characteristics of both devices, using capacitances extracted from the charge 
stability diagram and supported by Arrhenius plots. A comparison between a 1 µm 
NW and a point-contact three-QD device shows that as the NW length is scaled, 
quantum effects also become observable explicitly in the electrical characteristics. 
This highlights the significance of these effects for the limits of CMOS at the < 10 nm 
scale, and the potential of short SiNWs for quantum-effect ‘beyond CMOS’ 
technology. 
 
III. EXPERIMENTAL 
Electron-beam lithography (EBL) and trench isolation were used to fabricate 
SiNW SETs in SOI material. Devices with NWs widths down to ~ 30 nm and lengths 
1 µm to ~ 50 nm have been defined. A schematic diagram of the two device structures 
is shown in Fig. 1 (a) (parallel side gate) and (b) (point-gates). The SiNW, and dual, 
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in-plane gates parallel to the NW, were defined in the top Si layer of the SOI material, 
using EBL and reactive-ion etching for trench isolation of the gates. The NW current 
was controlled using one or both gates. SEM images of two NW SETs (after 
oxidation) are shown in Fig. 1 with parallel gate structures along a 1 µm NW (c), and 
‘point-gate’ structures along a ~ 200 nm NW (d). Figure 1 (e) shows an SEM image 
of a SET with a narrow, 50 nm × 50 nm NW and only a single point-gate, before 
oxidation. Devices (d) and (e) were used in the measurements reported later.  The 
maximum variation in width in the device in (d) is 10%. A gradual transition is used 
where the NW meets the source / drain contact regions to minimise PADOX effects. 
As defined, the NWs had a minimum width of ~ 30 nm. Oxidation of the structure 
was used to reduce the Si core of the NW to ~ 20 nm. Trenches ~ 200 nm deep were 
used to electrically isolate the device. A group of four transistors with common gates 
and drain terminals were fabricated on each sample. Details of the fabrication steps 
are given below: 
 
Samples consisted of (100) oriented 1 cm square SOI chips, doped n-type with 
a 120 nm thick top Si layer and 130 nm buried oxide layer. These were oxidised at 
1100 °C for 2 hours in oxygen, with a ramp time of 1 hour to maximum temperature, 
followed by natural cooling to room temperature. This formed a SiO2 layer ~ 200 nm 
thick, capping the top-Si. As the process consumed ~ 100 nm of the top-Si, this 
resulted in a top Si layer as thin as ~ 20 nm. A HF dip of 5 minutes was then used to 
remove the unwanted SiO2 at an approximate rate of 25 nm / minutes [38], with an 
allowance being made for a small over-etch.  
 
Unlike previous work on Si NWs doped by implantation [38], the top Si layer 
was doped by the application of a spin-on-dopant (SOD) layer using phosphorus [39]. 
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The SOD layer was applied at 2500 rpm for 50 sec, to form a layer ~ 3 µm thick layer. 
This was followed by a bake at 200 °C for 30 minutes, to make the layer solid. 
Α rapid thermal annealing (RTA) process in nitrogen ambient, lasting 2 minutes, at 
1000 °C, was used for dopant diffusion with the aim of producing a doping 
concentration of ≥ 1019. This was confirmed using 4-point probe measurement of 
resistivity. 
 
The SET patterns were exposed by EBL using a LEO 1450VP SEM operating 
at 30 kV, modified by the addition of a Xenos pattern generator. A 100 nm thick resist 
layer of 950k MW PMMA was spin-coated, from a 2% solution of anisol and 
developed in 1:3 MIBK: IPA. The NW part of the devices was exposed first, using 
single-pass lines at a line exposure dose of 2 nC/cm. This was followed by the source, 
drain and gate lead-in areas, aligned with the NWs, which were all exposed using an 
area dose of 300 µC/cm2. This sequence produced a lift-off pattern for the NW with 
widths ~ 50 nm, which was then transferred into metal (usually Al) of approximately 
40 nm thickness.  
 
Optical lithography was used to define the bond-pad regions in metal, aligned 
to the EBL patterns, but with a slight over-exposure. The complete metal pattern, i.e. 
NW / lead-in area / bond-pad patterns, was transferred into the doped Si layer using 
reactive ion etching in SF6, using 30 sccm SF6, with 10 sccm O2, at a pressure of 100 
mbar and a potential of 200 V. Trenches ~ 200 nm deep were etched using an etch 
time of 1 minute, to isolate the NW from the gates. The samples were then passivated 
by thermal oxidation at 1000°C for ~ 15 minutes, a process that grew ~ 10 nm oxide 
and depending on the initial NW width, reduced the Si core of the NW to an estimated 
range ~ 10 to 40 nm. For the device in Fig. 1 (d), the width of the un-oxidised NW 
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was 58 nm. Using the oxidized NW width of 77 nm from Fig. 1 (d), this gives us an 
un-oxidised Si core ~40 nm, ignoring non-uniformity in the oxide layer.  For the 
scaled device in Fig. 1 (e), the width of the un-oxidised NW was 54 nm. This device 
was oxidised to a greater extent, and the oxidized NW width was 115 nm. This left a 
nominal un-oxidised Si core of only ~5 nm.     
 
The devices used ohmic contacts, formed by evaporation of 20 nm Cr / 200 
nm Al layers. These were defined by optical lithography using the same mask as for 
the bond pads, but with a slight under-exposure to ensure that contact was made only 
to the doped silicon. The contacts also formed the device bond pads. SETs were 
arranged as groups of four within a 100 µm square field, and connected to 12 bond 
pad regions surrounding the field. Finally, all the bond pads were bonded using Au 
wire in a small dual-in-line package, which could be inserted in a cryostat for 
electrical measurement. 
 
IV. EXPERIMENTAL RESULTS  
Drain-source current (Ids) vs. drain-source voltage (Vds) and gate-source 
voltage (Vgs) electrical measurements were performed on both 1 µm NW and point-
gate devices. We first report the characteristics of the 1 µm NW SET and then the 
characteristics of the point-gate SET. In the latter case, a transition occurs to quantum 
dot operation.  
 
Figure 2 (a) shows the Ids vs. Vds, Vgs characteristics of the 1 µm NW device at 
8 K. Here, a low current ‘Coulomb blockade’ region [40] is observed with a width 
varying from ~ ± 3 V to ± 5.5 V. This very wide Coulomb gap is indicative of the 
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formation of an MTJ along the NW [13, 31]. Ids vs. Vds characteristics are shown in 
Fig. 2 (b) with curves offset from each other in Ids  for clarity. log| Ids | vs. Vds  are 
shown in Fig. 2 (c). 
 
Figure 2 (a) shows single-electron oscillations [40] in Ids (e.g. along the line 
Vds = - 7 V) as Vgs is swept from 0 to 30 V, with a period ~ 3.75 V. While the 
Coulomb gap cannot be reduced to zero, triangular regions corresponding to half-
Coulomb diamonds are observed outside the central region. This implies an effective 
SE gate capacitance  = 0.043 aF. The very small value of Cg is due to the 
wide NW-gate spacing in this device.  
 
The temperature dependence of the log| Ids | vs. Vds characteristics of the 
device of Fig. 2, from 8 to 300 K, is shown in Fig. 3 (a). For clarity the curves at each 
temperature are shown offset by 0.1 nA per temperature step. Figure 3 (b – c) show the 
data using a linear scale, with different limits to emphasise features at low / high 
temperature. These show a current staircase and low current Coulomb blockade 
regions at low temperatures < 220 K. At higher temperatures, a non-linearity 
corresponding to the Coulomb gap persists, but is overcome progressively by thermal 
fluctuations. However, traces of the non-linearity persist even at 280 K (Fig. 3 (c), 
dotted arrow). Figure 3 (d) shows an Arrhenius plot of ln| Ids | vs. inverse temperature 
T-1 for the data, at Vds = 0.075 V, and Vds = 0.5 to 5 V in 0.5 V steps. For low Vds = 
0.075 V, a thermally activated current region is observed above 200 K. For T < 200 K, 
only a weakly-temperature dependent current is observed. The later corresponds to a 
region where Coulomb blockade effects are significant. The slope of the Arrhenius 
plot in the thermally activated region (T > 200 K) can be used to extract the activation 
g
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energy, . Figure 3 (e) shows a linear fit to the data in the temperature 
range 200 to 300 K, for Vds = 0.075 V. The slope of the fit can be used to extract Ea = 
0.276 eV ± 1.8×10-3 eV (i.e. ± 0.66%). 
 
Figure 4 shows room-temperature Coulomb blockade Ids vs. Vds, Vgs 
characteristics from a second SET, with a 50 nm × 50 nm NW and a single point-gate. 
The nominal un-oxidised core in this device was only ~ 5 nm. In the 3-D plot shown 
in Fig. 4 (a), a low-current Coulomb blockade region is seen with Coulomb gap width 
ΔVc = e/C = 1 V, where C is the total island capacitance. This implies C = 0.16 aF in 
the device. For larger values of Vds, Ids increases in a non-linear manner and traces of 
a current step are visible, e.g. at Vds ~ -1 V in the Ids - Vds curve at Vgs = 9 V. 
Furthermore, a large current peak is observed in Ids as Vgs increases, with a shift 
towards increasing values of Vgs as Vds increases. Figure 4 (b) shows Ids vs. Vgs as Vds 
is increased from -5 V to +4.6 V in 0.4 V steps. These characteristics may be 
attributed to room-temperature single-electron charging of an isolated island along the 
NW, with charging energy Ec = e2/2C = 0.5 eV >> kbT = 26 meV at 300 K. While 
multiple current peaks are not observed in this device within our Vgs range, the 
behaviour is similar to other reported work on room-temperature Si SETs using 
patterned islands [24, 29, 32], where only a few peaks, or even a single peak [24], has 
been observed. Finally, the possibility of drain voltage induced carrier depletion in a 
section of the NW near the drain is considered. While this ‘classical’ effect can lead 
to current saturation, the observation of a current peak is likely to require additional 
effects, e.g. single-electron effects or charge trapping near the channel. In Fig. 4, 
Coulomb blockade in the Ids - Vds curves (Fig. 4 (a)) is observed in combination with 
the current peak in the Ids - Vgs curves (Fig. 4 (b)). This behaviour, coupled with the 
1
ln( )ds
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Δ
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very small size of the SET Si core ~5 nm, strongly supports a single-electron origin 
for these characteristics. 
 
We now consider (Figure 5) the electrical characteristics of the device of Fig. 
2 (d). In this third device, the NW length is ~200 nm. The SET point-gate tips are 
however only ~50 nm wide and this determines the length of the NW section which 
can be modulated. Figure 5 (a) shows strong Coulomb staircases in the Ids vs. Vds, Vgs 
characteristics at 8 K, as Vgs varies from 0 to 5 V. In comparison with the 1 µm NW 
device, the width of the Coulomb gap is strongly reduced, to between ~ ± 0.2 V to 
± 0.8 V. This demonstrates that as the NW length is reduced, the number of islands in 
the MTJ is also reduced. A contour plot of log| Ids | vs. Vds, Vgs is provided in Figure 5 
(b). These characteristics show a complex structure with Vgs, creating current peaks / 
valleys (marked 1 – 9), some of which (3 – 9) are parallel to the Vds axis. For Vgs 
values from 0 to 1.5 V, Coulomb diamond characteristics can be seen. This region is 
shown in detail in Fig. 5 (c) (3-D plot) and (d) (contour plot), using drain-source 
conductance gds vs. Vds, Vgs characteristics extracted from the data of Fig. 5 (b).  Large 
and small Coulomb diamond regions can be observed (highlighted by white lines in 
Fig. 5 (d)), centered at Vgs ~ 0.6 V and 0.125 V respectively. For Vgs = 1.5 to 5 V, the 
Coulomb gap modulation is relatively weak.  
 
The current valley lines in Fig. 5 (b) are arranged in groups, (group A: lines 1 
– 2, group B: lines 3 – 5, group C: lines 6 – 8, and line 9). Lines 3 – 9 are parallel to 
the Vds axis, implying that the underlying electron levels are decoupled from Vds. In 
contrast, lines 1 – 2 begin at Coulomb diamonds and shift in position with both Vds 
and Vgs, implying coupling to both drain and gate terminals.  
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As the NW length in this device is short ~ 200 nm, with only ~ 50 nm of this 
strongly coupled to the gate, the number of gated islands possible along the NW is 
limited. Furthermore, the observation of current lines in groups A – C may be 
associated with quantum confinement levels [41] in QDs formed in the NW. 
 
Figure 6 shows the Ids vs. Vds characteristics plotted on a linear (a) and log (b) 
scale, in the region of group B, as Vgs varies between 1.5 V and 2.375 V in steps of 
0.125 V. The Coulomb gap is 0.3 V wide and a regular multiple-step Coulomb 
staircase is seen. In the plot of log| Ids | vs. Vds (Figure 6 (b)), the Coulomb staircase is 
very stable, and modulated between two distinct curves (S1 and S2). Figure 6 (c) 
shows single-electron oscillations in the Ids vs. Vgs characteristics for Vds values 
from -0.9 V to +0.9 V. 
 
 
V. DISCUSSION 
The main features of the electrical characteristics of the short NW point-gate 
device of Fig. 5 are as follows:  
 
(i) A strong multiple-step Coulomb staircase is seen, implying very different 
values of tunnel resistances coupling the island(s). The observation of a staircase with 
uniform step widths (Fig. 6(a)) reduces the likelihood of a many-island MTJ, where 
steps are weak or irregular.  
 
(ii) The Coulomb gap is modulated by both Vds and Vgs and two Coulomb 
diamonds are observed in the region 0 V < Vgs < 1.5 V (highlighted by white lines, 
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Fig. 5 (d)). Coulomb diamond 1 (centered at Vgs ~ 0.125 V) is subsidiary and smaller 
than diamond 2 (centered at Vgs ~ 0.6 V). This behaviour has been attributed 
theoretically to multiple tunnel junctions, e.g. two series, gate-coupled QDs can create 
major Coulomb diamonds with smaller, subsidiary diamonds intermediate to these 
[42]. Furthermore, as the Coulomb gap in Fig. 5 (c–d) cannot be reduced to zero, 
there may be a third QD, decoupled from the gate. This may be contrasted with SETs 
with a single QD, where the Coulomb diamonds can be suppressed by increasing gate 
voltage, due to an increasing channel current or a reduction in tunnel barrier 
resistance, such that the QD becomes delocalised [11, 36]. For the region 1.5 V < Vgs 
< 5 V, there are only small variations in the Coulomb gap width.  
 
(iii) When Vgs > 1.5 V the edge of the Coulomb gap and the position of the 
current steps in Ids vs. Vds occurs at approximately the same value of Vds. This implies 
that in this range of Vgs, the corresponding charging island couples strongly to Vds and 
only weakly to Vgs.  
 
(iv) Lines 1 – 2 begin at Coulomb diamonds and shift diagonally across the 
plot, implying electrostatic coupling to both Vds and Vgs.  
 
(v) Lines 3 – 9 are almost parallel to the Vds axis, implying that the 
corresponding energy levels couple strongly to Vgs and only very weakly to Vds. 
Furthermore, these lines exist in groups (3 – 5, 6 – 8) with a small line spacing within 
a group and a wider spacing between groups. This resembles the energy spectrum of a 
QD including both charging and excited states [41].  
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(vi) Hexagonal regions of charge stability are not observed [43], precluding 
the possibility of electrostatically coupled QDs.  
 
The patterns in Fig. 5 may be compared to those typically observed in QDs 
[44]. In particular, our observation of lines parallel to the Vds axis (point (v)) is not 
typically seen in QDs. Furthermore, points (iii) and (v) are difficult to reconcile with a 
single QD, as the Coulomb gap would need to couple only to Vds for point (iii), and 
lines 3 – 8 would need to couple only to Vgs for point (v). However, it is possible to 
explain the characteristics using a model based on at least two QDs, where one QD 
couples strongly to the source, but not to the gate, and another QD couples strongly to 
the gate, but only weakly to the source. Decoupling of a QD from the source 
electrode, by a strong intermediate potential barrier has been observed previously in 
single-electron transfer devices [45].  
 
We investigate the characteristics of Fig. 5 further by considering a circuit 
configuration of three independent QDs (Figure 7(a)). QD0 is decoupled from the 
gate and this prevents Vgs reducing the Coulomb gap completely to zero. QD1 tunnel 
couples to intermediate sections of the NW and is coupled capacitively by Cg1 to Vg. 
QD2 tunnel couples to an intermediate NW section and to the drain, and is coupled 
capacitively by Cg2 to Vg. As we do not observe hexagonal charge stability regions in 
Fig. 5 (b) [43], we do not consider direct electrostatic or tunnel coupling between 
QD1 and QD2. Applying Vds pulls the Coulomb gaps in the QDs down relative to the 
source Fermi energy EFS,. However, QD2 is separated by its left-hand side tunnel 
barrier and by QD0 and QD1 from the source. Assuming the majority of Vds drops 
across QD0 and QD1, e.g. due to more resistive tunnel barriers, then this limits the 
shift in the potential of QD2 with Vds. 
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The shape of the diamonds in Fig. 5 (c–d) (point (ii), above), suggests that 
there are at least two gate coupled QDs (QD1 and QD2), and the persistence of a 
Coulomb gap at all values of Vgs suggests the presence of a third QD (QD0) 
decoupled from the gate. Therefore, the formation of large and small Coulomb 
diamonds can be attributed to QD1 and QD2.   
 
The region Vgs > 1.5 V in Fig. 5 (b) is now considered. As Vgs increases, the 
tunnel barrier potentials are pulled down relative to the Fermi energy [36]. For a 
distribution of tunnel barrier heights, likely in our un-patterned NWs, a QD with 
relatively low tunnel barrier height may then become de-isolated and no longer 
contribute to the Coulomb blockade. In the model of Fig. 7 (a), if QD1 is de-isolated, 
then only QD0 and QD2 remain significant. Figure 7 (b) shows the energy levels in 
QD0 and QD2 at Vds = 0 V, where the presence of both Coulomb gaps (EC0 and EC2) 
and quantum confinement levels (a – c, and α – γ) is assumed.  Figure 7 (c) shows the 
situation when EC0 is overcome by Vds at Vgs = Vgs1. Level ‘a’ aligns with EFS and 
current can flow across the QDs. This corresponds to line 3 in Fig. 5 (b). Increasing 
Vds charges QD0 with electrons one by one, leading to a Coulomb staircase in the Ids – 
Vds characteristics. 
 
When Vgs > Vgs1, energy levels α – γ are pulled down successively below level 
‘a’ in QD0 and within the energy window EFS - EFD. Assuming the tunnelling rate for 
electrons leaving QD2 towards the drain is lower than for tunnelling onto QD2 from 
QD0, electrons can persist on QD2 and lead to a current valley [41]. This leads to 
lines 3 – 5 in Fig. 5 (b). When Vgs2 is reached, Fig. 7 (d), QD2 charges by one 
electron, filling level ‘α’, and shifting levels β – γ to higher energies. As EC2 is greater 
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than the energy level spacing ΔE, the separation between lines 5 – 6 is greater than 
between lines 4 – 5, creating the groups of lines seen in Fig. 5 (b). 
 
We now consider the possibility of stochastic tunnelling between charging 
levels on two QDs [46]. In this model, electrons tunnel across a junction intermediate 
to the two QDs, between ladders formed by charging states. Here, the corresponding 
conductance peaks can be grouped, with equal spacing within groups. As we observe 
unequal spacing between lines within both group 1 and 2 (Fig. 5(b)), this suggests that 
the origin of the lines includes both charging and quantum confinement. However, in 
the stochastic tunnelling model, the QDs are tunnel coupled, which would lead to the 
formation of hexagonal charge stability regions. As we do not observe this in Fig. 5, a 
model with independent QDs lying at different points along the NW is more likely.    
 
Finally, we discuss the formation of islands along the MTJ. Following the 
final oxidation stage for passivation, the Si core width of the NW is estimated to be ~ 
30 – 40 nm. In these NWs, roughness of the SiO2 / Si interface, in combination with 
disorder in the interface state density or doping concentration variation, can pinch-off 
sections of the NW and create a chain of tunnel barriers and conducting islands. In the 
1 µm NW, the Coulomb gap is very large, in Fig. 2 (a), as this is a function of the 
combined charging energies of many islands along the NW. The Coulomb gap reduces 
with increasing temperature (Fig. 3), implying a variation in island size. Here, due to 
their smaller charging energies, thermally activated currents overcome single-electron 
effects in the larger islands first. The maximum temperature for single-electron effects 
is determined, either by the size of the smallest island and / or by the heights of the 
tunnel barriers.  
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VI. DEVICE SIMULATION 
The electical characteristics of our devices have been investigated further, 
using a single-electron Monte Carlo simulation. This simulation is based on single-
electron effects only and does not include quantum confinement effects. The general 
simulation circuit (Fig. 8 (a)) uses an MTJ formed by an array of tunnel capacitors Cn, 
with the ‘island’ regions coupled by gate capacitance Cg to the gate voltage. The 
tunnel resistances may be varied to create a Coulomb staircase rather than a linear 
increase in current outside the Coulomb gap.  
 
We model the single-electron behaviour of the point-gate device 
characteristics of Fig. 5 (c –d), ignoring quantum confinement. The circuit uses three 
QDs, see Fig. 8 (b). The tunnel barrier resistances and capacitances C1 – C4, R1 – R4 
and Cg1 – Cg2 are adjusted to qualitatively explain the experimental characteritics of 
Fig. 5 (c – d). As a strong Coulomb staircase is observed, un-equal tunnel resistances 
are necessary. Using (C1, R1) = (C2, R2) = (0.6 aF, 8 GΩ), (C3, R3) = (0.2 aF, 16 GΩ), 
(C4, R4) = (0.2 aF, 16 GΩ), and (Cg1, Cg2) = (0.2 aF, 0.08 aF), we obtain the Coulomb 
diamond plot shown in Fig. 9 (b). Figure 9 (c) shows the data as a 3-D plot. Figure 
9(a) repeats the experimental plot of Fig. 5(d) to allow comparison of the diamond 
shapes. The simulation characteristics show large and subsidary Coulomb diamonds 
(black dotted lines). Furthermore, features corresponding to charge stability regions 
ouside the central Coulomb blockade region, e.g. the region shown by the white 
dotted line in Fig. 9 (b) are also seen in Fig. 9 (a) (shown by the black dotted lines). 
 
C3, C4 and Cg2 (Fig. 8 (b)) may be used to extract the charging energies of 
QD2, and hence estimate the energy level seperation ΔE in QD2. Using total 
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capacitances CT2 = C3 + C4 + Cg2 = 0.48 aF, we find the corresponding charging 
energy Ec2 = e2/2CT2 = 0.16 eV. Hence, the ratio of the line seperation, 4 3 1
6 3 2C
L L E
L L E
− Δ
=
−
 
gives us the energy level separation β – α = ΔE1 = 21 meV.  Similarly, the second 
energy level separation γ – β = ΔE2 = 31 meV.  
 
The long MTJ SET is now simulated to explain qualitatively the electrical 
characteristics of Fig. 2 (a). As both the short and long NW devices have the same 
NW width, it is assumed that the island capacitances are similar. We use a constant Cn 
= 0.2 aF, corresponding to the smaller capacitance value in the simulations of Fig. 9 
(a – b), and constant Cgn = 0.0043 aF. This corresponds to a total island capacitance 
CT = 2C + Cgn ≈ 0.4 aF, and a charging energy 
2
2C T
eE
C
= = 0.2 eV. Ec is in good 
agreement with the activation energy Ea = 0.276 eV, extracted from the Arrhenius plot 
of Fig. 4 (c). The number of islands in the simulation is now increased to obtain a 
Coulomb gap ± 3 V to ± 5.5 V wide. Figure 9 (c) shows simulation results for an MTJ 
with n = 20, where the central 11 islands are coupled capacitively to the gate. The 
simulation shows a wide Coulomb gap, modulated along the edges, and oscillations in 
Ids as Vgs is varied, in a manner similar to the experimental characteristics of Fig 2. 
(a). As a metallic island is assumed, we do not have the large modulation of Ids 
outside the Coulomb gap observed in the experimental results of Fig. 2 (a). 
 
VII. CONCLUSION 
We conclude with a brief discussion of the significance of our results for the 
scaling of ‘classical’ SiNW FETs. The results show room-temperature Coulomb 
blockade and current oscillation in nominally uniform, heavily-doped un-patterned 
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NWs, due to QDs inherently formed along the NW. Here, the single-electron charging 
energy Ec = e2/2C = 0.5 eV >> kbT = 26 meV at 300 K. While strong room 
temperature single-electron charging has been observed in MTJs formed by patterned 
NWs, our results show that these effects can persist at room temperature even in 
uniform NWs. Reduction of the NW width would reduce the size of the QDs and 
further increase their influence.  QDs which are not coupled to the gate can also form 
in sections of the NW, creating a threshold voltage in the Ids – Vds curves. 
Furthermore, the gate and drain voltages needed to switch the drain on / off can be < 
0.5 V, implying that supply voltage scaling to this range is possible. It is significant 
that as the NW length is scaled, single-electron and quantum confinement effects 
become much clearer, e.g. the characteristics of the 1 µm NW device of Fig. 2 may be 
compared to the point-gate device of Fig 5. Features such as the Coulomb staircase 
and confinement levels are much clearer in the scaled device. This demonstrates that 
the influence of quantum confinement effects on the electrical characteristics is 
increasingly significant not only as the NW width, but also as the length in a SiNW 
FET is scaled. 
 
In summary, the electrical characteristics of scaled SiNWs in the SE / quantum 
confinement limit have been investigated. Room-temperature SET operation was 
observed in short ~50 nm long NWs where the un-oxidised Si core was only ~5 nm. 
NWs with width ~ 30 nm and length 1 µm to ~ 50 nm, had in-plane parallel or point-
gates. It was found that in the 1 µm long, uniform NWs, strong SE effects occurred up 
to ~ 220 K, and traces of these effects persisted to ~ 280 K. This was associated with 
the formation of a ‘natural’ 20-QD MTJ along the NW. The maximum island 
charging energy EC = 0.2 eV, with good agreement being found between this value 
and the activation energy extracted from Arrhenius plots. Scaling the NW gated 
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length using a point-gate device reduced the number of QDs along the NW to only 
three and both SE and quantum confinement effects were observed in the electrical 
characteristics. Comparison between the 1 µm NW and the point-contact two-QD 
device showed that as the NW length was scaled, quantum effects dominated the 
electrical characteristics. The results illustrated the significance of quantum effects 
towards the limits of CMOS at the sub-10 nm scale, and the potential of short SiNWs 
for a quantum-effect ‘beyond CMOS’ technology. 
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FIGURE CAPTIONS 
 
Figure 1. Device structure of NW SETs fabricated on a SOI chip, shown in schematic 
form, (a) 1 µm NW and (b) ~ 200 nm point-gate device. (c) and (d) show SEM 
images (after oxidation) of 1 µm NW and ~ 200 nm NW devices. The higher 
resolution images (d) is obtained at 30° angle from the horizontal. (e) SEM image of a 
short 50 nm × 50 nm NW, taken before oxidation. 
 
Figure 2. (a) Ids vs. Vds, Vgs characteristics of a 1 µm NW device at 8 K. (b) Selected 
Ids vs. Vds curves, offset by 6V for each step in Vgs. Arrows mark the threshold voltage 
for current flow for positive and negative Vds. Vth1 and Vth2 indicate the maximum and 
minimum range of threshold voltages.  (c) log| Ids | vs. Vds plot of the data in (a). 
 
Figure 3. (a) Temperature dependence of log| Ids | vs. Vds characteristics of a 1 µm 
long NW SET, from 8 – 300 K (curves off-set by 0.1 nA for clarity). Temperature is 
varied in 20 K steps from 20 K to 300 K. (b) Ids vs. Vds characteristics for the data of 
(a), from 8 – 300 K. Range of Vds is reduced from ± 10 V (b) to ± 0.5 V (c), to 
emphasise the high temperature regime in (c). (d) Arrhenius plots of ln| Ids | vs. T-1, as 
Vds is varied from 0.075 V to 5 V. Vds varied in 0.5 V steps for Vds > 0.5 V. (e) Linear 
fit (solid line) to Arrhenius plot of ln| Ids | vs. T-1, for Vds = 0.075 V for the data from 
200 – 300 K. Error bars represent 1% error. Vgs = 0 V in all cases, (a) – (e). 
 
Figure 4. Ids vs. Vds, Vgs characteristics for a 50 nm NW SET at 300 K. Single-electron 
operation is observed, with Coulomb blockade in the Ids - Vds characteristics and a 
single-electron oscillation in the Ids – Vgs characteristics. (a) Three-dimensional plot 
and (b) Ids – Vgs characteristics as Vds is increased from -5 V to 4.6 V. 
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Figure 5. (a) Ids vs. Vds, Vgs characteristics of a point-gate SET at 8 K. Data obtained 
using 201 point Ids – Vds curves, for 41 separate values of Vgs. (b) log| Ids | vs. Vds, Vgs. 
Features labelled L1 – L9 are associated with QD energy levels. (c – d) Coulomb 
diamond gds vs. Vds, Vgs characteristics for Vgs < 1.5 V shown as a three-dimensional 
(c) and contour (d) plot.   
 
Figure 6. Source-drain characteristics, Ids vs. Vds, of a 50 nm long nanowire 
SET, at 8 K (a) linear Ids scale, (b) log| Ids | scale showing the reproducibility of the 
characteristics. Curves are offset by 0.5 nA  / V with Vgs. (c) Single-electron 
oscillations in the Ids vs. Vgs characteristics for Vds values from -0.9 V to +0.9 V, 
extracted from the plot of Fig. 5(a). Here, circles show the data points and the curves 
are interpolated fits through the points.    
 
 
Figure 7. (a) Circuit diagram for the point-gate SET of Fig. 5 and 6. Schematic energy 
diagram for (b) Vds = 0 V, (c) for Vds = Vd1 > 0 V and Vgs = Vgs1 > 0 V and (d) for Vgs2 
> Vgs1. 
 
Figure 8. (a) General circuit diagram for single-electron Monte Carlo simulations. (b) 
Circuit diagram with three quantum dots. 
 
Figure 9. (a) Experimental Coulomb diamond gds vs. Vds, Vgs characteristics from Fig. 
5 (d). (b) Simulated Ids vs. Vds, Vgs characteristics at 8 K, for the circuit of Fig. 8 (b), 
excluding quantum confinement. (c) Three dimensional plot for the data in (b). (d) 
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Simulated Ids vs. Vds, Vgs characteristics at 8 K for the circuit of Fig. 8 (a), with n = 20. 
Cgn is applied only for n = 5 to n = 15. 
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